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Low-Input-Voltage, Low-Power Boost
Converter Design Issues
Jonathan W. Kimball, Member, IEEE, Theresa L. Flowers, Student Member, IEEE, and
Patrick L. Chapman, Member, IEEE
Abstract—Issues associated with boost converter design and per-
formance are investigated when a low input voltage is used. Low-
input-voltage sources include single fuel cells, single solar cells, and
thermoelectric devices. The primary context is interfacing single
micro fuel cells to portable electronic loads, such as mobile phones.
Efficiency and circuit startup are the two most difficult issues for a
low-cost design. It is shown in theory and experiment that the boost
converter has a voltage collapse point. A simple startup technique
is proposed that is appropriate for some applications.
Index Terms—Boost, low voltage, micro fuel cell, power con-
verter, startup circuit.
I. INTRODUCTION
T he need for low-input-voltage, low-power boost convertersis mainly driven by two issues. First, high demand for
low-power, portable electronics will provide a large market for
portable power. Second, the ongoing efforts in portable energy
sources, especially micro fuel cells, necessitate power manage-
ment circuitry to connect varying voltage to the fixed voltage
load with high efficiency. Individual fuel cells naturally yield a
low dc voltage, typically with peak less than 1 V, open circuit,
and around 0.5 V under load.
Individual cells can, of course, be stacked to yield higher
(and easier) voltage to work with. This is very sensible in bulk
power or vehicular applications. For portable applications,
packaging and capital cost are very important. Multicell pack-
aging issues include the package of the fuel cells themselves,
the added wiring involved with series cells, and routing fuel
supply to multiple cells. In a mobile phone, for example, the
fuel cell, fuel supply, and power management circuit must all
fit in an area currently occupied by a single Li-ion battery
while achieving several times the energy density. Therefore, a
single-cell (low-voltage) solution is worth investigating.
Low-voltage converters have not been widely investigated to
date, probably because low-voltage sources have only recently
come of interest. In [1], a parallel solar array is considered in
a relatively high power application. Several circuit topologies
were discussed for that application and reasonable efficiency
was demonstrated from a 0.5-V supply. For the low-power,
portable systems considered here, the results in [1] are only
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Fig. 1. Synchronous boost converter with signal definitions.
somewhat relevant. In [2], a thermoelectric ( 0.3-V input)
application was considered. A synchronous boost converter
with a startup circuit was shown; making it more in line with
our application than [1]. The startup circuit is complicated
and not applicable for portable use. Here, we propose a simple
startup technique and investigate efficiency and design tradeoffs
in more depth for low-power, portable systems than [2]. In
[3], reference is made to a 0.4-V input solar power converter,
but very little detail and confirmation is provided. The crux
of [3] is actually in a novel inductor design. In a later journal
publication, [4], the authors of [3] focus only on the inductor
design with no discussion of the low-voltage power conversion
problem. Commercially available integrated circuits available
from many vendors are generally very useful for low-power
design. However, they are built up on a market of batteries,
which provide significantly higher voltage than the low-voltage
sources considered here. Therefore, commercial circuits do not
work significantly below 1-V input.
This letter extends our work to be presented in [5].
II. SYNCHRONOUS BOOST CONVERTER EFFICIENCY AND
VOLTAGE COLLAPSE
Although efficiency analysis of boost converters has been car-
ried out many times before, we will present it in context of
low-input voltage and low power. This will yield simple but
useful formulas for choosing MOSFETs and passive compo-
nents as well as predict voltage collapse.
Consider the synchronous boost circuit of Fig. 1. In contin-
uous mode, the input current always flows through the in-
ductor and one of the two MOSFETs and some length of printed
circuit board traces. We designate this total series dc resistance
as , which yields a loss . There is loss in the capacitor
due to equivalent series resistance, . The squared rms capac-
itor current is approximately
(1)
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where is the dc output current and is the rms capacitor
current.
Switching loss can be approximated according to methods
discussed in [6]. That is, the energy loss in one switching cycle
for one switch is
(2)
where is the off-state voltage, is the on-state current,
and is the switching time (the sum of the turn-on and
turn-off times). Accounting for frequency, , and both switches,
the switching loss is approximately where
(3)
The power balance equation for the circuit is
(4)
where is the overhead power associated with running the
control circuit and is the output power. All variables in (4)
are considered given except , which can be easily solved for
using the quadratic equation
(5)
Practical considerations dictate that the negative root must be
used. When (5) has complex roots, there is no solution for
, indicating a voltage collapse. This occurs when the output
power is too high. The input current becomes excessive, leading
to high losses, which in turn reduces the efficiency further, re-
quiring even more input current, and ultimately causes collapse.
III. EXAMPLE CIRCUIT
Considering the context of a cell phone powered by a single
fuel cell, the maximum output power is 3 W (determined by our
experimentation with commercially available mobile phones
under low signal strength, analog mode). The output voltage
must be at least 3.3 V, and the input voltage varies from 1.0 V
down to 0.4 V.
Study of (5) revealed that any significant value for re-
sulted in voltage collapse. Therefore, use of the lowest resis-
tance MOSFETs (4 ) available was dictated. These MOS-
FETs have a very large gate area and thus have limited switching
speed. We settled on a switching frequency of 200 kHz. Com-
mercial ICs use 500 kHz to 1 MHz but have much smaller MOS-
FETs since they work only with higher input voltage. This lower
switching frequency yields a larger inductance than one would
like. To achieve low enough current ripple, a 10- Coilcraft
inductor was used. It had 10 of dc resistance. Even though
this dc resistance was higher than what we would have preferred,
the inductor is already physically large. In addition, a lower re-
sistance inductor was not commercially available; therefore, a
higher performance inductor would have to be designed spe-
cially for this application. Significant efforts were made to re-
duce trace and connection resistance, yet still about 4 of
stray resistance resulted.
Fig. 2. Photograph of 3-W (nominal) low-input-voltage converter.
The capacitor has a high ESR (13 ), but it is not nearly as
critical as the MOSFET and inductor resistances. Indeed, only
a few milliwatts are lost in the capacitor. Based on parts chosen,
, which is small relative to the input voltage and
has some, but not much, impact. The overhead power was also
minimal ( 5 mW). It is consumed by a synchronous boost con-
trol circuit.
Other factors in efficiency are not difficult to include in the
model but were neglected here due to their small impact. For
example, the ohmic loss in the inductor due to current ripple
was negligible. In other systems, the reader may find it neces-
sary to include it by approximating the rms current ripple and ac
series resistance. The inductor used is not a closed core, which
resulted in negligible core loss. Again, this design choice may
not be the same as what others would use, but it can be easily ac-
counted for in the model using manufacturer data sheets. Gating
losses due to charge and discharge of the capacitor (approx-
imately ) are also straightforward to include in over-
head. Only a few milliwatts of loss are attributed here. The rea-
soning applies to the 1-W power range. At lower power, such as
100 mW and below, all of these effects would be very important.
The circuit as constructed is shown in Fig. 2. Several compo-
nents would not be necessary in a packaged design (i.e., the plug
connectors and test points). Also, a polished, manufacturable
design would probably use surface-mount resistors and con-
troller ICs. The purpose here was to demonstrate performance,
not a finalized design.
The simulated performance, based on the model, is shown in
Fig. 3. Therein, efficiency versus load for several different input
voltages is shown. The drop in efficiency under heavy load and
low input voltage is evident and probably unacceptable. Voltage
collapse is also apparent. The measured efficiency versus load
and input voltage is shown in Fig. 4. Slightly lower efficiency
resulted than in the model, but the trends are definitely the same.
By experimenting with the model, we found the efficiency is
lower due to underestimation of switching losses, which was
likely due to slight differences in switching times compared to
the data sheet and the inexactness of (3) in modeling MOSFET
switching energy. Fig. 5 shows the efficiency at 1 W. This is the
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Fig. 3. Predicted efficiency versus power output for various input voltages.
Fig. 4. Measured efficiency versus power output.
Fig. 5. Measured efficiency at 1 W versus input voltage.
typical talk-time power of a mobile phone as the input voltage
is lowered. The voltage collapse at about 0.3 V is apparent.
The main factor in efficiency and voltage collapse is the dc
resistance . The other efficiency factors (core loss, overhead,
etc.) can be managed, but the need for a low is a fundamental
issue with regard to available semiconductors, inductors, and
standard circuit layout procedures. To quantify the voltage col-
lapse, the designer must investigate (5) for complex roots for
various conditions. For example, for a given , there is a value
of that dictates complex solutions for showing that is
too high. Therefore, a low enough must be achieved to avoid
complex solutions for the highest and lowest to avoid
voltage collapse. To alleviate these problems, the source voltage
should be as high as possible. For the single fuel cell, this means
sizing it such that the current drawn is well below the short cir-
cuit current. In fact, the converter and fuel cell should be de-
signed together such that maximum efficiency at based load for
the whole system is achieved.
Fig. 6. Startup circuit technique.
IV. STARTUP CIRCUIT
Starting a low-voltage circuit is challenging, particularly
when the input is less than about 0.8 V. Standard analog and
digital circuits do not accept such a low voltage. Therefore,
the control circuit cannot be powered from the source—it
must be powered from the higher voltage output. Furthermore,
the MOSFETs used will require at least 2 V to achieve low
enough resistance for a successful start. In order to use a
low-input-voltage source in a portable circuit, the startup issue
must be addressed.
As stated, in [2] a startup technique was proposed. It con-
sists of a unipolar junction transistor (UJT), a normally-on tran-
sistor, and a resonant tank circuit involving a transformer and
capacitors. When the source is connected, it resonates such that
the UJT is triggered on and off. The transformer turns ratio is
scaled to provide just enough voltage to get the control circuit
started. The circuit is difficult to design and more complicated
than desired for portable power. The technique does works and
was verified in experiment, though our own efforts with sim-
ilar resonant transformer circuits were less successful. We also
experimented with switching output capacitors arrays manually
from parallel combinations to series. This worked but resulted in
a complicated switching array with many capacitors. The result
was an output capacitor with high inductance and series resis-
tance.
As an alternative, we propose the technique illustrated in
Fig. 6. Therein, a mechanical switch in series with a resistor
is placed in parallel with the lower MOSFET. The mechanical
switch is not intended to be an extra component. Instead, it is
the switch that we would normally use to turn on the power
supply, or at least an extra pole coming off the main switch.
The technique works as follows: the user presses the switch
and the inductor charges. The inductor current is limited by the
resistor to a value chosen by the designer. The switch should be
closed for at least four to five time constants of the inductor and
start resistor. Normally, this requires only a few milliseconds
at most. The current is ultimately limited to a consistent value
by the start resistor. Given that the turn-on time is short, even
a very briefest effort at switching on will generate consistent
results. When the switch is released, the current diverts through
the diode and onto the capacitor. By judiciously selecting the
resistor, the capacitor can be made to charge to enough voltage
to get the regulator circuit running.
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Fig. 7. Measured startup output voltage.
The resistor, , is the only design parameter in the startup
circuit. In practice, this is an equivalent resistance, composed of
the intentional resistor and the stray resistances in the circuit. As
a starting point for design, we assume that and are chosen
to satisfy other converter criteria, such as current and voltage
ripple. It can be shown that the ideal resistance to use is
(6)
Since the components and layout are nonideal, it is likely the
resistance will be chosen somewhat lower. If the converter is
loaded at startup, the problem is more difficult. If possible, the
load should be activated after startup (as is common in many
situations), or a secondary diode and capacitor should be used
off of the lower MOSFET drain.
Fig. 7 shows a start transient for a 0.7–4–V converter. The
capacitor initially charges to about 0.7 V through the diode, a
significant aid. The switch is depressed and released and it can
be observed that the voltage climbs up to over 4 V and then
trickles down. Eventually, the regulator circuit is fully operable
and the converter runs at the desired 4 V.
While this technique will not be appropriate for all situa-
tions, it does cover some. This technique is very simple and
so far seems to be the most appropriate method for starting
low-input-voltage converters—at least those with start voltages
below about 0.8 V. Several minor modifications can be made to
the method to accommodate other converters, circuit deactiva-
tion, load switches, auxiliary circuits, and so on.
V. CONCLUSIONS
Low-input-voltage, low-power boost converters were investi-
gated with respect to startup and efficiency. It was shown that
for powering a typical portable electronics device, low-input
voltage can be very compromising in size and cost even though
only a few watts are required. A condition for voltage collapse
and a new startup technique were shown. Experimental data sup-
ported the work.
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